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Abstract
In this paper, a novel predictive current control
technique is proposed for a three-phase multilevel
inverter, which controls the capacitors' voltages and
load currents with low switching losses. The advantage
of this contribution is that the technique can be applied
to more voltage levels without significantly changing
the control circuit. The three-phase three-level inverter
with a pure inductive load has been implemented to
track reference currents using analogue circuits and
programmable logic device.
1. Introduction
Multilevel voltage source inverters are a new
generation of inverters suitable for high power and
high voltage applications because of reduced harmonic
contents and low voltage stress across load. A three-
level inverter known as a neutral point inverter is
proposed by Nabae [1] and is applied to higher level
inverters as diode-clamp multilevel inverters. Another
popular voltage source multilevel inverter is a flying-
capacitor topology [2], which both real and reactive
power flow can be controlled. This topology has all
advantages of the multilevel inverters; while large
numbers of capacitors, balancing the capacitors'
voltages and precharging the capacitors at the initial
time are the disadvantages of this topology. The next
proposed topology is a multilevel inverter using
cascaded traditional inverters. This type of inverter can
avoid extra clamping diodes or flying-capacitors but
requires separate DC sources for active power
conversions [3]. The main advantages of this topology
are that each cell is identical and the manufacturing
and the maintenance costs are reduced and pulse width
modulation techniques can easily be applied to
inverters. In most high performance applications of a
voltage source Pulse Width Modulation (PWM)
inverters, the current control is the essential part of the
overall control systems. Therefore, the performance of
the inverter system largely depends on the quality of
the applied current control strategy. Current control
techniques for traditional PWM inverters have been
considered in different methods by several authors [4].
Current controlled PWM inverters have the several
advantages compare to conventional open-loop voltage
source PWM inverters such as: control of
instantaneous current waveform with high accuracy,
peak current protection and overload rejection [5].
In this paper, a novel predictive current control
technique for a three-phase multilevel inverter is
proposed. This method considers how to improve
unbalanced voltages of capacitors using voltage
vectors in order to minimise switching losses.
2. Current control properties
Fig. 1 shows a three-phase three-level voltage source
inverter with a three-phase R-L and back emf voltage.
For each phase of the load, the output voltage of the
inverter can be expressed in terms of the load
components as follows:
dipVn =Rip+L -+ep
dt
(1)
Where,
p =phasea, borc
Vp, = line-to-neutral voltage (phase voltage)
ip= line current
L load inductance
R load resistance
ep= back emf
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Fig.1: A three phase three-level inverter with flying
capacitor topology
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By assuming that the capacitors' voltages are kept
around Vd , the output voltage of the inverter can be
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determined as regards of the inverter switching states
as follows:
Vd
Vp)( 2 (Si + S)| i=1,3,5;p=a,b,c (2)
Where, Si(,= ..6) has 1 or 0 values when the switch is
"on"l or "off', respectively.
In this paper, the main idea is to develop a current
tracking algorithm for multilevel converters with low
switching losses and balancing the capacitors voltages;
thus a prediction of back emf voltage is not taken into
the account in the following equations. The back emf
voltages for the period from (k-1) to (k) may be
predicted by an increment of the back emf voltage
position. A purely inductive load (R=O, e,=O) and
using the above transformations, the load current
derivates in d-q coordinate can be expressed in terms
of the switching states and input parameters as follows,
iq =d4 [S3 +S4 S5 S6] (3)q 4L
Vd[d[S +S 3 -S4 S5 S6] (4)
d 2L 2 2 2 2
Multilevel inverters generate different voltage levels
using capacitors, which work as voltage sources. These
capacitors are charged or discharged when load
currents pass through them during operation and to
operate properly, the current controller has to achieve
correct switching states in order to balance the
capacitors' voltages. As shown in Fig. 1, the currents of
flying-capacitors can be determined in terms of the
switching states and the load currents as follows:
icp = (Si -Si+1 )ip i=1,3,5;p=a,b,c (5)
The voltage across each capacitor can be expressed as
follows:
cp a dt p=a,b,b (6)
Making an average of each variable over a one
switching cycle, Ts, the duty cycles of the switches can
be determined by assuming that the voltage and the
current do not change during Ts. Thus, the following
equations define the capacitors' voltages and the load
currents in terms of the load and input parameters:
Aq= 4s d[d3+d4-d5-d6]
Vd _d d d5 dAid =
-[di +d2 - 2 2 2
2L 2 2 2 2
AVcp =(di C-di+l)lpTs =1,3,5;p=a,b,c
CP
(8)
(9)
Where, di (i=1..6) is the duty cycle of ith switch;
Aid & Aiq are the current errors; AVp ( =ab,c) is the
error between the reference DC voltage and the
capacitor voltage. Using Eq.(7-9), the duty cycles of all
switches, di (i=,..6) can be found in order to generate the
desired currents and to balance the capacitors' voltages
at the end of each switching cycle. In this case, two
switches per leg are required to operate during each
switching cycle in order to control capacitors' voltages
which increase the number of switching to four
transitions per leg as shown in Fig.2.(a). Another
alternative to control the capacitors' voltages is based
on a decision at a transition time which minimises
switching to two transitions per leg as shown in
Fig.2.(b). For example, if the voltage across the
capacitor Ca is less than reference value at the
beginning of nth switching cycle, the controller charges
the capacitor based on Eq.(7). As shown in Fig.2.(b) &
Fig.3.(a) and assuming that the load current is positive,
the voltage across the capacitor can be increased up to
dlaIT when S2 is off over the switching cycle. Then,
Ca
if the capacitor voltage is more than reference value at
the beginning of (n+l)th switching cycle, the current
controller can discharge the capacitor down to
-d2I1Ts when SI is off over the switching cycle as
Ca
shown in Fig.2.(b) and Fig.3.(b). Achieving big
capacitors, the voltage ripple across each capacitor can
be decreased and the controller can minimise the
switching numbers.
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Fig.2: Pulse pattern using (a) four switching per
cycle (b) two switching per cycle
Fig.3: Circuit diagram when the capacitor in leg
"6a" is (a) charged (b) discharged
Therefore, the following pulse patterns have been
proposed for three-phase three-level inverter:
For 0 < (dj/>= 1]35)+dj 9 < 0.5, one of the switches, Sj or
Sj+ is off over one switching cycle, Ts and the other
one is on based on the duty ratio value as shown in
Fig.4.(a).
For 0.5 < (dj ]=,3,s)+dj 9) < 1, one of the switches, Sj or
Sj+ is on over one switching cycle, Ts and the other
one is on based on the duty ratio value as shown in
Fig.4.(b).
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Fig.4: Pulse patterns of leg "a" of three-level
inverter for different values of duty cycle
(a) O< (di + d2) <0.5 (b) 0.5< (dl + d2) < I
As it was mentioned before, achieving of Sj or Sj,l
depends on the capacitor voltage and load current
values. Fig.5 shows all switching states of leg "a" of
three-level inverter. Moving from one voltage level to
another one can be obtained by one switch change in
such a manner that the capacitor voltage can be
balanced. The switching states, which are connected to
each other by several lines, are defined as adjacent
voltage vectors. The "on" and "off' switching states of
each switch are defined as 1 and 0, respectively. For
example, (10) means that S 1= (on) and S2=0 (ofj).
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Fig.5: (a) Leg "a" of three-level inverter (b)
switching states and adjacent voltage vectors
The adjacent voltages vectors of each leg are shown by
arrows for each phase instead of qd coordinate (Fig.5).
The final switching state of the three-phase three-level
inverter is a combination of these switching states. For
example, if the duty cycle of leg (a), leg (b) and leg (c)
are 0.1, 0.4 and 0.7 respectively, thus the output
voltage of each leg changes between the following
voltage levels as shown in Fig.6:
Phase (a). between level 0 and level Vd/2
Phase (b). between level 0 and level Vd/2
Phase (c). between level Vd/2 and level Vd
Vd
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2
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Fig.6: Switching states of a three-phase three-level
inverter within one switching cycle
Fig.6 shows how the final switching states can be
extracted by switching states of each leg with low
switching transition (low switching losses). The
medium voltage levels are achieved based on the load
currents and capacitors voltage level as shown in Fig.3.
This method can be expanded to n level per leg as
follows:
n-I 1
* O<d <
1 (n-1)
1 n-I 2
*<ZEdj <(n-1) I (n-1)
(n-2) n-i
*
( )
<dj <1(n-i) 1
n-I
where n is the number of level per leg and E dj is a
I
sum of duty ratios of all switches per leg.
3. Simulation results and discussion
Eq.(7-9) show five equations with six variables which
give one choice of freedom to produce different PWM
strategies such as continuous or discontinuous
modulations. For example, 120 degree discontinues
modulation can be generated by assuming that all
switches of the leg "a" are off for 120 degree,
respectively for other phases.
The main objective of the current control technique is
to force load currents to follow reference currents with
minimum current ripple and balancing the capacitors'
voltage. To examine the controller performance under
unbalance conditions, a simulation has been performed
for a three-phase three-level inverter with different
initial values of load currents and capacitors' voltages
as shown in Fig.7. The results show that the load
current follows the reference current after a few cycles
using correct switching states.
The three-phase three-level inverter with a pure
inductive load has been implemented to track three-
phase reference currents using both analogue and
digital circuits. The analogue circuit compares load and
reference currents and extracts d-q components of the
currents. Two A/Ds converter the analogue values of
current errors to digital values and the results are sent
to a programmable logic device. Three optocouplers
detect the voltage across the flying-capacitors for
charging or discharging purposes. Based on the load
current sign and capacitor voltage level, switching
states are achieved to control the capacitor voltage.
Fig.8 and Fig.9 show the experimental results of three-
phase voltages and currents of three-level inverter with
flying-capacitor topology. In this test, DC link voltage
is 60 V and the capacitors voltage has to be balanced
around 30 V during normal operation. Three inductors
in Y connection have been used as a load for this
converter to track three-phase reference currents with
3.5 A magnitude.
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Fig.7: Simulation results (a) load current (b)
capacitors' voltages with different initial values
The noise signal strongly affects the analogue
measurement section of the current controller. This
problem can affect the performance of the controller
and a PCB circuit with a good EMI protection can
decrease the influence of noise signal in the control
section. To simplify the control section, the resistance
value of the load was neglected and iR terms was
assumed to be zero while to improve the quality of the
controller this term can be considered in the
calculations.
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Fig.8: Experimental results of output voltages of
inverter with predictive current control technique
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Fig.9: Experimental results of load current of
inverter with predictive current control technique
4. Conclusions
Multilevel voltage source inverters are a new
generation of power inverters suitable for high power
and high voltage applications because of reduced
harmonic contents and low voltage stress across load.
In this paper, a novel predictive current control
technique is proposed for a three-phase multilevel
inverter, which controls the capacitors' voltage and
load current with low switching losses. This method
also controls the capacitor voltage using adjacent
voltage vectors in order to minimise switching losses.
The advantage of this contribution is that the technique
can be applied to more voltage levels without
significantly changing the control circuit. The three-
phase three-level inverter with a pure inductive load
has been implemented to track three-phase reference
currents using analogue circuits and programmable
logic device to verify the validity of the current
controller.
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